Near Threshold Design Technology Optimization in 12LP Process

Navneet Jain, Richard Fetherston, Deepesh Bagmar, Venkata Naresh Mudhireddy, Mahbub Rashed

DOI

10.17023/ney7-cn19

EDS

Members: $5.00
IEEE Members: $10.00
Non-members: $20.00

Length: 00:55:24

01 Mar 2020

Tags:

venkata naresh mudhireddy

richard fetherston

More Like This

Manufacturing Webinar Series - Exploring Sustainable Alternatives in Semiconductor Manufacturing

13 Nov 2024

Manufacturing Webinar Series - Exploring Sustainable Alternatives in Semiconductor Manufacturing

1.00 pdh

EDS

Members: Free
IEEE Members: $15.00
Non-members: $20.00

Game Changing Semiconductor Technologies - From High Power to Miniaturized and Smart LEDs (Video)

22 Oct 2024

Game Changing Semiconductor Technologies - From High Power to Miniaturized and Smart LEDs (Video)

1.00 pdh

EDS

Members: Free
IEEE Members: $15.00
Non-members: $20.00

Carbon footprint reduction in Semiconductor fabs (Video)

16 Oct 2024

Carbon footprint reduction in Semiconductor fabs (Video)

1.00 pdh

EDS

Members: Free
IEEE Members: $15.00
Non-members: $20.00